**Makefile guide by Shachar Tsrafati**

**For C/C++**

Contents

[Note: 1](#_Toc195034726)

[How to create Makefile 1](#_Toc195034727)

[Basic Makefile 2](#_Toc195034728)

[Shortcuts 2](#_Toc195034729)

[Symbols Shortcuts (Wildcards) 3](#_Toc195034730)

[Clean 4](#_Toc195034731)

[Phony 4](#_Toc195034732)

[Libraries 5](#_Toc195034733)

# Note:

Makefiles are for both C and C++. Most of the commands are for Linux

For C: we will use gcc

For C++: we will use g++

# How to create Makefile

I will show how to create makefile inside CLION.  
First go to new 🡪 File

And simply type makefile

A black background with white text

AI-generated content may be incorrect.

Note: typing makefile with uppercase or camelCase can cause problems, best to create file with only lowercase.

# Basic Makefile

Let’s start with basic Makefile without any shortcuts

First, we will compile each file and then we will link them together and create an executable file with the name output.

other.o: other.cpp

g++ -c other.cpp -o other.o

main.o: main.c

g++ -c main.cpp -o main.o

output: other.o main.o

g++ other.o main.o -o output

# Shortcuts

Let’s be honest with ourselves, we all love shortcuts. Luckly for us we got shortcuts we can use with Makefiles.

Let’s start with simple shortcut, we got 2 files, main.c and other.c  
We want to compile both, so we can do like we did above. But if we got 100 files ? do we really have to write right now 100 lines for each file ?. NO !  
We will use shortcut !

To make that kind of shortcut, first we need to declare something. I will call it SRCS,

SRCS will be shortcut for every time we want to do something with both files

 SRCS = main.cpp other.cpp

How do we use the shortcut to compile more than one file ?

We are going to use OTHER SHORTCUT

 %.o: %.cpp  
 g++ -g -c $< -o $@

Now you are asking yourself. “Ok but how this helped us ?” and you are 100% correct, We need ANOTHER SHORTCUT to connect everything together.

Before we will connect all together, We never compile any file. Let’s add ANOTHER SHORTCUT  
We will call it OBJS and tell it to take the files we want and make an .o files

OBJS = $(SRCS:.cpp=.o)

Now with all the shortcuts we can combined them together and we will get.

CXX = g++

CXXFLAGS = -g

OUTPUT = output

SRCS = main.cpp other.cpp

OBJS = $(SRCS:.cpp=.o)

%.o: %.cpp  
 $(CXX) $(CXXFLAGS) -c $< -o $@

$(OUTPUT) : $(OBJS)

$(CXX) $(CXXFLAGS) -o $(OUTPUT) $^

# Symbols Shortcuts (Wildcards)

We used some weird symbols for shortcuts before, let’s explain some of the most common symbols that we will use in almost every Makefile.

|  |  |  |
| --- | --- | --- |
| Definition | Usages | Example |
| CC = gcc  CFLAGS = -Wall | $(CC) $(CFLAGS) -c main.c -o main.o | Variables for shortcut |

Automatic Variables:

$@ 🡪 target name

main.o: main.cpp  
 g++ -c main.cpp -o $@

$< 🡪 The First Prerequisite  
This is the **first dependency listed** after the colon (:).

main.o: main.cpp  
 g++ -c $< -o $@  
// same as  
g++ -c main.cpp -o main.o

$^ → All Prerequisites  
Represents **all dependencies**, space separated. Useful when linking.

output: main.o utils.o  
 g++ $^ -o $@  
// same as   
g++ main.o utils.o -o output  
  
$^ becomes main.o utils.o  
$@ becomes output

**$? → Newer Prerequisites**

Refers to **dependencies that are newer than the target**.  
Useful for **incremental builds**, when only changed files should be recompiled or relinked.

output: main.o utils.o

g++ $? -o $@

//if only utils.o was modified, then:

g++ utils.o -o output

$? becomes only the modified .o files.

**$\* → Target Without Extension**

Only works in rules like:

%.o: %.cpp

//Inside that rule, $\* is the base name (file name without extension).

%.o: %.cpp  
 g++ -c $< -o $\*.o

//For main.cpp, this becomes:

g++ -c main.cpp -o main.o

$\* becomes main

# Clean

When we make the Makefile we will create a lot of .o files. A white paper with black letters on it

AI-generated content may be incorrect.

Do we need to clean it manual each time ?. Nah!

We will make a command that we can call to clean it for us.

clean:  
 rm -f \*.o output

# Phony

Adding .PHONY to a target will prevent Make from confusing the phony target with a file name.  
Good example is for clean or output.

 .phony output clean … etc

When we do phony then we can use it inside the terminal.



# Libraries

A library is a collection of code (functions, global variables, etc.) written (sometimes also compiled) by someone else, that you may want to use.

Examples: C’s standard libraries ,Math library ,Graphic libraries.

Static libraries:

* linked with your executable at compilation time
* standard unix suffix: .a (windows: .lib)

Shared libraries:

* loaded by the executable at run-time
* standard unix suffix: .so (windows: .dll)

Static libraries: